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Abstract
In self-assembly, a k-counter is a tile set that grows a horizontal ruler from left to right, containing
k columns each of which encodes a distinct binary string. Counters have been fundamental
objects of study in a wide range of theoretical models of tile assembly, molecular robotics and
thermodynamics-based self-assembly due to their construction capabilities using few tile types,
time-efficiency of growth and combinatorial structure. Here, we define a Boolean circuit model,
called n-wire local railway circuits, where n parallel wires are straddled by Boolean gates, each
with matching fanin/fanout strictly less than n, and we show that such a model can not count to
2n nor implement any so-called odd bijective nor quasi-bijective function. We then define a class
of self-assembly systems that includes theoretically interesting and experimentally-implemented
systems that compute n-bit functions and count layer-by-layer. We apply our Boolean circuit result
to show that those self-assembly systems can not count to 2n. This explains why the experimentally
implemented iterated Boolean circuit model of tile assembly can not count to 2n, yet some previously
studied tile system do. Our work points the way to understanding the kinds of features required
from self-assembly and Boolean circuits to implement maximal counters.
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1 Introduction
Both from the theoretical and the experimental points of view, counting is considered a
fundamental building block for algorithmic self-assembly. On the theoretical side, it was
established early in the field of algorithmic self-assembly that counters are a tile-efficient
method to build a fixed-length ruler. Once one can make a ruler, it can be used to (efficiently)
build many larger geometric shapes. For example, using an input structure containing O(logn)
square tile types, an additional (mere) constant number of tile types can then be used to first
make a ruler and then an n×n square. Or by using a single-tile seed, a size Θ(logn/ log logn)
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Figure 1 A tile-based 63-counter in the 6-bit Iterated Boolean Circuit (IBC) model. In Section 5
we prove there is no 6-bit IBC 64-counter. (a) Atomic force microscope image of a self-assembled DNA
tile 63-counter. Starting from a seed structure on the left-hand side (not shown), DNA tiles attach to
grow the assembled structure from left to right. 1-bits are labelled with yellow ‘circles’ (streptavidin
protein), 0s are unlabeled (brown). Scale bar 100 nm. Data taken from [29]. (b) Schematic showing
intended assembled tiled structure. (c) Zoom-in detail of (b), showing the first (seed) layer with the
input bit sequence (from top to bottom) 111101, where yellow tile-glues denote 1 and brown denote
0. (d) Abstract schematic of the 63-counter: the 6-bit input 111101 appears on the left, followed
by 62 distinct sequences, followed by 111101 again on the right. (e) Zoom-in of attaching tiles on
right-hand side of a partially assembled structure, the attachment of a tile computes a function from
two bits to two bits, and the entire tile set encodes the 63-counter algorithm.
tile set can go on to build n× n square in optimal expected time Θ(n) [23, 8, 1]. These ideas
easily generalise beyond squares to a wide class of more complicated geometric shapes [25].
On some models, the combinatorial structure of tile/monomer-type efficient counters can
be “loose enough” to allow highly-parallel construction [8, 28], yet in others can be “tight
enough” to enable large thermodynamically-stable structures [14]. Counters were also used
to build complex circuit patterns [9], universal constructions in self-assembly [12, 10], and
as a benchmark for new self-assembly models [13, 21, 17, 22]. Hence, counters, and binary
counters in particular, are fundamental to the theory of algorithmic self-assembly.1
Experimentally, there has been a reasonable amount of effort dedicated to implementing
counters [2, 3, 15, 29]. An experimental piece of work [29] (Figure 1), defined a Boolean
circuit model of self-assembly, called iterated Boolean circuits (IBCs), see Figure 2(a). The
model was expressive enough to permit programming of a wide range of 6-bit computations,
and physical enough to permit their molecular implementation using DNA self-assembly.
When generalised beyond 6-bit inputs to arbitrary inputs of any length n ∈ N the model is
Turing universal [29]. However, despite its computational capabilities, the authors of [29] did
not manage to find, by hand nor by computer search, any circuit that is a 2n counter, or
maximal counter meaning in the 6-bit case an iterated circuit that iterates through 26 = 64
distinct bit strings before looping forever. Since programming requires some ingenuity, and
since the search space for these circuits is huge,2 it remained unclear whether such maximal
1 In contrast though, it should be noted that there are efficient geometry-inspired, and cellular-automata
inspired, constructions for building of shapes and or patterns that do not use counters [4]. Although
they are not as tile-type efficient as counters, they bring a more geometric, rather than counter-like
information-based, flavour to shape construction.
2 There are 244 possible 6-bit IBCs, and that number goes down to around 1010 when symmetries are
taken into account.
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binary counters were permitted by the model or not. In this paper we prove they are not,
and more generally give similar results on a class of Boolean circuits called railway circuits
and certain classes of self-assembly systems.
Considering Boolean circuits, it is known since [26], in the context of reversible computing,
that adding pass-through input bits (i.e. input bits that only copy their value to the ouput)
to reversible Boolean gates prevent them from implementing odd bijections. It is essentially
that result that will prevent railway circuits from implementing maximal bijective counters.
However, other tools are needed to deal with quasi-bijective maximal counters which, we
show, is the only other family (besides bijections) of maximal counters.
1.1 Results
In Section 2, we define a Boolean circuit model called n-wire local railway circuits. An
n-wire railway circuit consists of n wires that run in straight parallel lines, with gates that
straddle multiple adjacent wires (see Figure 2(b)) such that each gate has its fanin equal
to its fanout. Gates are local in the sense that no gate may straddle all n wires. There is
no restriction on the depth of these circuits. Railway circuits are a generalisation of IBCs
and allow more possibilities for gate placement and wiring between those gates, yet they are
restrictive enough to model a wide variety of self-assembly systems. Building on previous
work on reversible circuits [26, 30, 6] and the notion of ramification degree of a function
[16, 5, 18], we show that n-wire local railway circuits cannot implement 2n counters:
I Theorem 1. For all n > 0, there is no local n-wire railway circuit that implements a
2n-counter.
More generally we show that no n-wire railway circuit implements Boolean functions
f : {0, 1}n → {0, 1}n that are odd bijections or odd quasi-bijections (these terms are defined
in Section 2).
We then apply these results to self-assembly in Section 5. We define a class of directed
self-assembly systems that compute iterated/composed Boolean n-bit functions, layer-by-
layer, and show that that class of self-assembly systems are simulated by railway circuits.
Hence such systems cannot assemble maximal binary counters. This class includes n-bit IBC
tile sets, hence we get:
I Theorem 2. For all n ≥ 3, there is no n-bit IBC tile set that self-assembles a 2n counter.
While the layer-by-layer class of tile sets is wide enough to include an experimentally
implemented IBC tile set [29], and certain zigzag systems (see Section 5), we also find that,
from a self-assembly point of view, it is quite a restrictive class. Indeed building maximal
counters is achievable through small, and quite reasonable, modifications to that class, which,
in turn, highlight improvements that can be made to railway circuits to enable them to
maximally count. Hence, this paper outlines some design principles that one should not
follow when concerned with designing maximal binary counters. One take home message is
that in order to have an n-bit tile set that computes a maximal 2n counter, layer-by-layer,
then one should exploit some property that violates our notion of simulation by railway
circuits: for example by having some tiles with fanout not equal to fanin.
1.2 Future work
We defined n-wire local railway circuits to specifically model certain kinds of self-assembly
systems. We leave as future work to characterise the exact family of Boolean circuits for
4 Limitations on counting in Boolean circuits and self-assembly
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(b)
Figure 2 (a) Iterated Boolean circuit (IBC) layer with inputs (x0, . . . , x5), Boolean gates
(g0, . . . , g6) and outputs (y0, . . . , y5). The circuit computes on a 6-bit circuit input by iterat-
ing (repeating) this layer over and over. (b) A railway circuit that simulates a 6-bit IBC. The railway
circuit uses 6 wires, is of (horizontal) width 7 and the decomposition of fC into 7 atomic components
is shown with each component denoted fg0 , fg1 , etc. Black dots delimit sections. The railway
circuit is local because none of its gates span all 6 wires.
which Theorem 1 holds. That family is certainly larger than local railway circuits (for
example, it would presumably include railway circuits that have gates that straddle up
to n− 1 non-adjacent wires) and goes beyond the scope of the type of circuits disscussed
in [26, 30, 6], but also provably does not contain the kinds of railway-like circuits that
simulate the maximal 2n counters from the self-assembly literature discussed in Sections 5.4.2
and 5.4.3.
Another direction is to find the most general class of self-assembly system for which
something like Theorem 2 or Theorem 38 holds. Classes of self-assembly systems that are not
handled by our techniques include both undirected systems (that exploit nondeterminism
in non-trivial ways to produce multiple final assemblies) and systems that do not grow
in an obvious layer-by-layer fashion. This would include systems that vary their growth
pattern depending on the state of a partially grown counter structure. One approach is to
attempt to find a more general class of circuits than railway circuits that models such general
self-assembly systems. However, it seems that a different approach might be more profitable
as it is not obvious how to map such systems to a clean Boolean circuit architecture.
We leave as open work to explore how our results on self-assembly generalise to higher,
even or odd, alphabet sizes beyond the binary alphabet explored here. Existing literature on
reversible circuits offers pointers as they characterize the ability of local Boolean gates to
implement odd/even bijections when alphabet sizes are larger than two [7].
2 Counting with n-wire local railway circuits
Let n, k ∈ N+.
For X = {0, 1, . . . ,m− 1} and f : X → X let Im(f) = {f(x) |x ∈ X}, denote the image
of f , and let, for a finite set Y , card(Y ) denote the cardinality of Y .
An n-wire, width-k, railway circuit C is composed of n parallel wires divided into k
sections each of width 1. Wires carry bits. A gate g is specified by the tuple (s, i, j, fg)
where s ∈ {0, 1, . . . , k − 1 is called the gate’s section, where 0 ≤ i, j < n, and where
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fg : {0, 1}j−i+1 → {0, 1}j−i+1 is an arbitrary total function called the gate function of g.
The gate g = (s, i, j, fg) is of width 1, is located in section s, and there is exactly one gate
per section. The gate g applies its function fg to the section’s input wires between i and j
(included). We use the notation fg to refer to the extension of fg from {0, 1}j−i+1 to the
domain {0, 1}n. The extended fg simply passes through the bits on which it does not act
(i.e. bits outside of the [i, j] discrete interval as shown in Figure 2(b)). A railway circuit
computes the circuit function fC : {0, 1}n → {0, 1}n by propagating its n input bits from
section to section and applying at each step the section’s gate function to the appropriate
subset of bits. In other words, we have fC = (fgk−1) ◦ (fgk−2) ◦ · · · ◦ (fg1) ◦ (fg0) with gs
being the gate in section s. Figure 2(b) gives an example of a class of 6-wire railway circuits
of width 7. This example is implementing the 6-bit iterated Boolean circuit model [29] shown
in Figure 2(a). A gate g = (s, i, j, fg) of an n-wire railway circuit C is local if j − i+ 1 < n,
i.e. the gate does not span all n wires. The railway circuit C is local if all of its gates are
local. For instance, the railway circuit in Figure 2(b) is local3.
The following lemma defines the notion of atomic components. Intuitively, it states that
we can decompose the circuit function of a local railway circuit into a composition of functions
that have properties crucial to our work.
I Lemma 3 (Atomic components). Let fC : {0, 1}n → {0, 1}n be the circuit function of
a local railway circuit C of width k. Then there are functions f0, f1 . . . , fk−1 mapping
{0, 1}n → {0, 1}n, called atomic components, with the following three properties:
fC = fk−1 ◦ fk−2 ◦ · · · ◦ f0 (1)
For all 0 ≤ i < k, there exists 0 ≤ j < n, such that, ∀(x0, . . . , xn−1) ∈ {0, 1}n:
pij(fi(x0, . . . , xn−1)) = xj (2)
∀l 6= j, pil(fi(x0, . . . , xj−1, 0, . . . , xn−1)) = pil(fi(x0, . . . , xj−1, 1, . . . , xn−1)) (3)
where pij is the projection operator on the jth component.
Proof. Let fi = fgi where gi is the gate in section i ≤ n− 1. Then, by the definition of fgi,
we have fC = (fgk−1) ◦ · · · ◦ (fg1) ◦ (fg0) = fk−1 ◦ fk−2 ◦ · · · ◦ f0 which gives Equation (1).
Intuitively, Equations (2) and (3) state that each function fi ignores at least one of its
parameters xj . Since C is local, for each section i the gate gi is local, meaning there is a j
such that wire j is pass-through on section i of the circuit, yielding Equations (2) and (3). J
In this paper, we are interested in iterating local railway circuits in order to count. The ith
iteration of a n-wire railway circuit C is written f iC(x) = fC(fC(. . . fC(x))︸ ︷︷ ︸
i times
, with the convention
f0C (x) = x. Since our input space is of size 2n, we know that the sequence of iterations of C
on input x is periodic of period at most 2n. We define the trace of x (relative to C) to be the
sequence x, f1C (x), f2C (x), . . . , f2
n−1
C (x), i.e. the first 2n iterations of C on x. We now define
what counters are:
3 Note that locality does not prevent long distance influences in the circuit. If one concatenates three
instances of the railway circuit in Figure 2(b), they obtain a new railway circuit where every input bit
has an influence on every output bit: for instance, x0 will influence y5.
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(a) (b)
y
Figure 3 Each node represents a distinct n-bit string, each arrow represents application of a
circuit function. The figure captures the intuition that there are only two kinds of 2n-counter: (a) a
cycle that repeats all bit strings forever, and (b) an almost-cycle, that (if we begin at y) hits all
strings once, and then cycles on a smaller loop. Note that y has no antecedent. (a) is a bijection,
(b) is a quasi-bijection.
I Definition 4 (k-counter). An n-wire railway circuit is called a k-counter if it meets the
following two conditions:
1. For all inputs x ∈ {0, 1}n, the number of distinct elements in the trace of x is less or
equal to k.
2. There exists at least one x ∈ {0, 1}n such that the number of distinct elements in the
trace of input x is exactly k.
Since this paper is mostly concerned with proving negative results we use a relatively
relaxed notion of counter that does not ab initio preclude any 2-bit string-enumerator,
including counters that use the ‘standard’ ordering on binary strings, Gray code counters,
etc. Nevertheless, we show a negative result about local railway circuits:
I Theorem 1. For all n > 0, there is no local n-wire railway circuit that implements a
2n-counter.
The proof of Theorem 1 is given in Section 4. In order to prove Theorem 1 we are going
to describe requirements on the structure of the circuit function of a 2n-counter (Lemma 8).
Then, we are going to prove limitations on the ability of atomic components f0, . . . , fk−1 to
meet those requirements (Lemma 28). Those limitations will be stable by composition, they
will transfer to the entire circuit function fC = fk−1 ◦ fk−2 ◦ · · · ◦ f0 which will end the proof.
I Remark 5. In the following, when we talk about a function, in general we will set its
domain to be {0, 1, . . . ,m − 1} for some arbitrary m 6= 0. When we consider a circuit’s
function, the domain of the function is the set of strings {0, 1}n which we will sometimes
(for convenience) identify with the set of numbers {0, 1, . . . , 2n − 1}, i.e. m = 2n.
I Definition 6 (Quasi-bijection). A quasi-bijection f : {0, 1, . . . ,m− 1} → {0, 1, . . . ,m− 1}
is such that there exists exactly one y ∈ {0, 1, 2, . . . ,m − 1} reached by no antecedent:
∀x ∈ {0, 1, 2, . . . ,m− 1}, f(x) 6= y.
I Remark 7. By the pigeonhole argument, because there is exactly one y with no antecedent
in a quasi-bijection f , there is also exactly one z which is reached by exactly two antecedents.
I Lemma 8. The circuit function of a 2n-counter on {0, 1}n is either a bijection or a
quasi-bijection.
Proof. Figure 3 illustrates the only two behaviors that match the definition of a 2n-counter
(Definition 4). The case of Figure 3(a) corresponds to the circuit function being a bijection:
every x ∈ {0, 1}n has exactly one antecedent. The case of Figure 3(b) corresponds to
the circuit function being a quasi-bijection: there is only one y ∈ {0, 1}n that has no
antecedent. J
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3 Ramification degrees and theory of bijective functions
In order to prove limitations on the expressiveness of atomic components (Lemma 28) we
will make use of the general theory of functions and bijective functions.
3.1 Ramification degree of a function
We make use of, in a self-contained manner, the notion of ramification degree of a function
which has been developed much further in the field of Analytic Combinatorics [16, 5, 18].
I Definition 9 (Ramification degree). Take any function f : {0, . . . ,m− 1} → {0, . . . ,m−
1}. For i ∈ {0, . . . ,m − 1}, define ai(f) to be the number of antecedents of i under f :
ai(f) = card({j | f(j) = i}). Define ri(f), the ramification degree of input i under f , to be:
ri(f) = max (0, ai(f)− 1) Finally, define r(f) =
∑
i∈{0,...,m−1} ri(f) to be the ramification
degree of the function f .
0
1
2
3
4
5
6
0, rf (0) = 0
1, rf (1) = 2
2, rf (2) = 1
3, rf (3) = 0
4, rf (4) = 0
5, rf (5) = 0
6, rf (6) = 0
XX
f : X → X
card(Im(f)) = 4 r(f) = 3
Figure 4 Illustration of the ramification degree for f : X → X, X = {0, 1, . . . , 6} and m = 7.
Also illustrates Lemma 10: r(f) + card(Im(f)) = card(X) = m = 7
We have an elegant way to describe what r(f) is counting:
I Lemma 10. Let X = {0, . . . ,m− 1} and f : X → X then
r(f) = card(X)− card(Im(f)) = m− card(Im(f))
Proof. We are going to show that r(f) + card(Im(f)) = m. Figure 4 gives a general example
of the situation. For i ∈ X, consider the set f−1(i) of the antecedents of i by f . By
definition of f−1(i) we have
∑
i∈X card(f−1(i)) = card(X). Now, define J , the set of i such
that f−1(i) 6= ∅. By definition of ri(f), we have ri(f) + 1 = card(f−1(i)) when i ∈ J and
ri(f) = 0 otherwise. By definition of Im(f), we have card(Im(f)) = card(J). Now we have
r(f) + card(Im(f)) =
∑
i∈X
ri(f) + card(J) =
∑
i∈J
ri(f) +
∑
i 6∈J
ri(f)︸ ︷︷ ︸
0
+card(J)
=
∑
i∈J
(card(f−1(i))− 1) + card(J) =
∑
i∈J
card(f−1(i))− card(J) + card(J)
=
∑
i∈J
card(f−1(i)) =
∑
i∈X
card(f−1(i)) = card(X) = m J
We can easily describe functions with ramification degree 0 and 1:
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I Lemma 11. Let f : {0, . . . ,m − 1} → {0, . . . ,m − 1} then we have the two following
equivalences:
1. r(f) = 0⇔ f is a bijection.
2. r(f) = 1⇔ f is a quasi-bijection.
Proof. Let X = {0, . . . ,m− 1}.
1. If r(f) = 0, by Lemma 10 we have card(Im(f)) = card(X). It means that f is surjective,
but f has the same domain and range so f is bijective.
2. If r(f) = 1, by Lemma 10 we have card(Im(f)) = card(X)− 1. It means that there is
exactly one x ∈ X which is not reached by f so f is a quasi-bijection (see Definition 6). J
An important property of ramification degree is that it does not decrease under composition:
I Lemma 12. Let f, g ∈ {0, . . . ,m− 1} → {0, . . . ,m− 1}. Then we have:
r(f ◦ g) ≥ max(r(f), r(g))
Proof. Let X = {0, . . . ,m − 1}. By Lemma 10, we wish to show that card(Im(f ◦ g)) ≤
card(Im(f)) and card(Im(f ◦ g)) ≤ card(Im(g)). Firstly, we have: Im(f ◦ g) ⊂ Im(f). Hence,
card(Im(f ◦ g)) ≤ card(Im(f)). Secondly, we have Im(f ◦ g) = {f(x) |x ∈ Im(g)}. It follows
that card(Im(f ◦ g)) ≤ card(Im(g)). J
From Lemma 12, we immediately get the following:
I Corollary 13. Let f : {0, . . . ,m−1} → {0, . . . ,m−1} such that there exists f0, f1, . . . , fk−1
with f = fk−1 ◦ fk−2 ◦ · · · ◦ f0. Then:
1. r(f) = 0⇒ ∀i, r(fi) = 0
2. r(f) = 1⇒ ∀i, r(fi) = 0 or r(fi) = 1
I Remark 14. Said otherwise, you can only construct a bijection by composing bijections
and you can only construct a quasi-bijection by composing bijections and quasi-bijections.
3.2 Bijective functions
The following results about bijections are well-known group theoretic results which the reader
can find, for instance, in [24]. Here, we define a few notions that are required to state and
prove out main results (Lemma 28 and Theorem 1), with some details left to Appendix A.
I Definition 15 (The symmetric group Sm). The set of all bijections with domain and
image{0, 1, . . . ,m − 1}, is called Sm, the symmetric group of order m. It is a group for
function composition ◦ and its neutral element is the identity.
I Remark 16. Note that the set of bijections on {0, 1}n → {0, 1}n corresponds to S2n .
I Definition 17 (A swap). A swap (or transposition) is a bijection τ ∈ Sm which leaves all
its inputs invariant except for two that it swaps: i.e. there exists i0 6= i1 ∈ {0, 1, . . . ,m− 1}
such that τ(i0) = i1, τ(i1) = i0 and τ(i) = i for all i 6∈ {i0, i1}.
I Remark 18. A swap is its own inverse: τ ◦ τ = Id.
I Lemma 19 (Decomposition into swaps). Take any f ∈ Sm. There exists p swaps
τ0, τ1, . . . , τp−1 such that: f = τp−1 ◦ · · · ◦ τ0. We call (τ0, τ1, . . . , τp−1) a swap-decomposition
of f .
T. Stérin and D. Woods 9
Proof. Another way to read f = τp−1 ◦ · · · ◦ τ0 is τ−10 ◦ τ−11 · · · ◦ τ−1p−1 ◦ f = Id which
means that the composition of transpositions τ−10 ◦ τ−11 · · · ◦ τ−1p−1 = τ0 ◦ τ1 · · · ◦ τp−1 is
sorting the permutation f back to the identity. The existence and correctness of the
bubble sort algorithm, which operates uniquely by performing swaps, proves that such
a sequence of swaps exists: we can take the swaps done by bubble sorting the sequence
[f(0), f(1), . . . , f(m− 1)]. J
I Theorem 20 (Parity of a bijection). Let f ∈ Sm. The parity of the number of swaps used
in any swap-decomposition of f does not depend on the decomposition. If f = τp−1 ◦ · · · ◦ τ0
and f = τ ′p′−1 ◦ · · · ◦ τ ′0 then p ≡ p′ [2]. Hence we say that the function f is even if p is even
and odd otherwise.
The proof is in Appendix A.
I Remark 21. From the points made in the proof of Lemma 19 and in Theorem 204, we can
also interpret the parity of a bijection to be the parity of the number of swaps needed to sort
it back to the identity.
I Example 22. By f = (1, 0, 3, 2) ∈ S4, we mean f(0) = 1, f(1) = 0, f(2) = 3, f(3) = 2.
The bijection f = (1, 0, 3, 2) is even as we can sort it in 2 swaps by swapping 1 and 0 then 3
and 2. The bijection f = (0, 2, 1) ∈ S3 is odd as we can sort it in 1 swap by swapping 2
and 1.
I Corollary 23 (Multiplication table). When looking at the parity of bijections, the following
multiplication table holds: odd ◦ odd = even, odd ◦ even = odd, even ◦ odd = odd,
even ◦ even = even.
Proof. We give the proof for even◦even = even, other cases are similar. Take f, g ∈ Sm to
be two even bijections. Decompose f and g into swaps: f = τp−1 ◦ · · · ◦ τ0, g = τ ′q−1 ◦ · · · ◦ τ ′0.
Because f, g are even, we know that p and q are even. Note that f ◦ g = τp−1 ◦ · · · ◦ τ0 ◦
τ ′q−1 ◦ · · · ◦ τ ′0. Hence there exists a swap-decomposition of f ◦ g using an even number, p+ q,
of swaps. By Theorem 20, we conclude that f ◦ g is even. J
In this paper, we are only concerned by a very specific kind of bijections: k-cycles. Indeed,
Lemma 26 will show that the circuit function of a bijective 2n-counter is a 2n-cycle. The
parity of a k-cycle is easy to compute: it is equal to the parity of k − 1 (Theorem 25).
I Definition 24 (k-cycle). For k ≥ 1, a k-cycle ρ ∈ Sm is a bijection such that there exists
distinct x0, x1, . . . , xk−1 ∈ {0, . . . ,m− 1} such that ρ(x0) = x1, ρ(x1) = x2, . . . , ρ(xk−1) = x0
and ∀x 6∈ {x0, . . . , xk−1}, ρ(x) = x.
I Theorem 25 (Parity of k-cycle). A k-cycle ρ has the parity of the number k − 1. It means
that ρ is odd iff k − 1 is odd and ρ is even iff k − 1 is even.
The proof is in Appendix A.
I Lemma 26. The circuit function of a bijective 2n-counter is a 2n-cycle.
Proof. The mapping produced by the circuit function of a bijective 2n-counter is illustrated
in Figure 3(a), it matches the definition of a 2n-cycle and generalises to any n ∈ N+. J
4 Also known as the “Futurama theorem”: https://www.youtube.com/watch?v=J65GNFfL94c
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I Corollary 27 (Bijective 2n-counters have odd circuit functions). The circuit function of a
2n-counter is an odd bijection.
Proof. We know that the circuit function of a 2n-counter is a bijection (Lemma 8). We know
that it is a 2n-cycle (Lemma 26). Hence, a 2n-counter has the parity of 2n − 1 which is odd
(Theorem 25). J
4 Local railway circuits do not count to 2n
Here we use the results of Section 3, to show our main result, Theorem 1, by giving two results
on atomic components. The first is that atomic components are not odd bijections. This
result is known in the context of reversible circuits [26, 30, 6], we give a proof that fits our
framework of railway circuits. The second is that atomic components are not quasi-bijections.
I Lemma 28 (Locality restricts atomic components). Let fC = fk−1 ◦ fk−2 ◦ · · · ◦ f0 be the
decomposition into atomic components of the circuit function of a local n-wire railway circuit.
Then we have the following:
1. No fi can be an odd bijection
2. No fi can be a quasi-bijection, i.e., r(fi) 6= 1
Proof. In the following, when we refer to the truth-table of fi we mean the Boolean (n, 2n)
matrix where the pth column corresponds to the bits of the pth element in the 2n-long
sequence [fi(0, 0, · · · , 0), fi(0, 0, · · · , 1), . . . , fi(1, 1, · · · , 1)].
1. Because fi is local either its first bit or its last bit has to have the properties outlined in
Lemma 3, Equations (2) and (3). Two cases:
• Let suppose that the first bit of fi has the properties: it is pass-through (y0 = x0)
and it does not affect any other output bits than y0. Then, M , the truth-table of
fi has a very remarkable structure, the first line is composed of 2n−1 zeros followed
by 2n−1 ones. Furthermore, the following (n− 1, 2n−1) sub-matrices of M , M1 and
M2 are equal. The sub-matrix M1 is defined by excluding the first row of M and
taking the first 2n−1 columns while M2 also excludes the first line of M but takes
column between 2n−1 and 2n. Indeed, since x0 has no influence on y1, . . . , yn−1 we
have M1 = M2. That means that we can sort M in an even number of steps by using
twice the sequence of swaps needed to sort M1 = M2: we first sort the first half of M
then transpose the swaps we used to the second half. Hence, since we can use an even
number of swaps to sort fi, by Theorem 20, fi is even.
• Let suppose that the last bit of fi has the properties: it is pass-through (yn−1 = xn−1)
and it does not affect any other output bits than yn−1. Again, M , the truth-table of
fi has a very remarkable structure: an even column p is such that column p+ 1 share
the same first n− 1 bits and the last bit of column p is 0 while the last bit of column
p+ 1 is 1. Column p and column p+ 1 are next to each other in lexicographic order. It
means that we sort the columns of M by swapping blocks of two columns at each step.
Since swapping two blocks of two columns can be implemented by using 2 swaps, with
this technique, we will use a multiple of 2 swaps to sort the table. By Theorem 20, it
implies that fi is even.
2. The truth-table of a quasi-bijection has the following properties: only two columns appear
twice with n-bit vector x0 ∈ {0, 1}n and exactly one n-bit vector x1 ∈ {0, 1}n appears
nowhere in the table. The Hamilton distance of x0 and x1 is at least one. Let suppose
that x0 and x1 disagree in their jth bit, pij(x0) 6= pij(x1). W.l.o.g we can take pij(x0) = 1.
Now, because the vector x0 is the only vector to appear twice in the truth table, it means
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that on the jth line of M we see 2n−1 + 1 ones versus 2n−1 − 1 zeros, so we see an odd
number of ones and an odd number of zeros. That contradict the fact that, because fi is
local, yj does not depend on at least one input and hence, the number of zeros and ones
on the jth line of M is at least a multiple of 2. J
We now have all the elements to prove our main result:
I Theorem 1. For all n > 0, there is no local n-wire railway circuit that implements a
2n-counter.
Proof. Consider the circuit function of a local n-wire railway circuit C which implements a
2n-counter and its decomposition into atomic components, fC = fk−1 ◦ fk−2 ◦ · · · ◦ f0. We
know that f must be either a bijection or a quasi bijection (Lemma 8), giving two cases:
1. If f is a bijection, by Corollary 13, each atomic component must be a bijection too.
Furthermore, by Corollary 27, f must be an odd bijection. But, with Lemma 28, we
know that each atomic component can only be an even bijection, and by Corollary 23,
composing even bijections only leads to even bijections. Hence, f cannot be odd and
there are no bijective 2n-counter.
2. If f is a quasi-bijection, by Corollary 13, each atomic component must be either a bijection
or a quasi-bijection. Furthermore we need at least one atomic component to be a quasi-
bijection since composing bijections only leads to bijections. However, Lemma 28 shows
that no atomic component can be a quasi-bijection. Hence, f cannot be a quasi-bijection
and there are no quasi-bijective 2n-counter. J
5 Self-assembled counters
Here we apply the Boolean circuit framework already established in previous sections to show
limitations of self-assembled counters that work in base 2. We give a short description of the
abstract Tile Assembly Model (aTAM) [27, 23], more details can be found elsewhere [20, 11].
5.1 Self-assembly definitions
Let N = {0, 1, . . .}, N+ = {1, 2, . . .}, and Z,R be the integers and reals.
In the aTAM, one considers a set of square tile types T where each square side has
an associated glue type, a pair (s, u) where g is a (typically binary) string and u ∈ N
is a glue strength. A tile (t, z) ∈ T × Z2 is a positioning of a tile type on the integer
lattice. A glue is a pair (g, z) ∈ G × H where H is the set of half-integer points H ={
z ± h | z ∈ Z2, h ∈ {(0, 0.5), (0.5, 0)}} and G is the set of all glue types of T . An assembly
is a partial function α : Z2 → T , whose domain is a connected set. For X ⊂ Z2 we let α|X
denote the restriction of α to domain X, i.e. α|X : X → T and for all z ∈ X, α(z) = α|X(z).
Let T = (T, σ, τ) be an aTAM system where T is a set of tile types, τ ∈ N+ is the
temperature and σ is an assembly called the seed assembly. The process of self-assembly
proceeds as follows. A tile (t, z) sticks to an assembly α if z ∈ Z2 is adjacent in Z2 to,
but not on, a tile position of α and the glues of t that touch5 glues of α of the same
glue type have the sum of their strengths being at least τ . A tile placement is a tuple
(t, z, In) ∈ T × Z2 × {N,E, S,W}≤4, where In denotes the k ∈ {1, 2, 3, 4} tile sides which
stick with matching glues and are called input sides; the remaining 4 − k sides are called
5 A pair of glues touch if they share the same half-integer position in H.
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output sides. For example, a tile of type t that binds at position z using its north and west
side would be denoted (t, z, (N,W )). After the tile placement (t, z, In) to assembly α, the
resulting new assembly α′ = α ∪ {z → t} is said to contain the tile (t, z), and we write
α→T α′. An assembly sequence is a sequence of assemblies ~α = α0, α1 . . . , αk where for all
i, αi →T αi+1, in other words: each assembly is equal to the previous assembly plus one
newly-stuck tile. A terminal assembly of T is an assembly to which no tiles stick. T is said
to be directed if it has exactly one terminal assembly and undirected otherwise.
5.2 Computing Boolean functions by self-assembly
The following definitions are for representing Boolean functions as assembly systems.
I Definition 29 (bit-encoding glues). A bit-encoding glue type is a pair g = (s, b) ∈
Σ∗ × {0, 1, }, where s is a string over the finite alphabet Σ. If b 6= , g is said to encode
bit b, otherwise if b = , we say g does not encode a bit. A bit encoding glue is a pair (g, z)
where g is a bit-encoding glue type, and z ∈ H is a position.
In a tile placement, if a bit encoding glue is on an input side of the tile placement we call
that an input bit to the tile placement, if it is on an output side it is called an output bit.
I Definition 30 (Cleanly mapping tile placements to a railway circuit gate). Let A be a set of
assembly sequences that use tiles with bit-encoding glues, let z ∈ Z2 be a position, and Pz be
union of the tile placements from position z over all ~α ∈ A. Pz is said to cleanly map to a
railway circuit gate if
(a) each ~α has a tile placement at position z; and
(b) there is a k ∈ {0, 1, 2} such that all placements in Pz map k input bits to k output bits;
and
(c) if an -glue g (non-0/1 encoding glue) appears at direction d ∈ {N,W,S,E} for some
p ∈ Pz then all p′ ∈ Pz have glue g at direction d.
I Remark 31. The previous definition is crafted to allow glues to encode bits in a way that can
be mapped to railway circuit gates, but also to prevent tiles from exploiting non-bit-encoding
glues to “cheat” by working in a base higher than 2.
I Definition 32 (glue curve). A glue curve c : (0, 1) → R2 is an infinite-length simple
curve6 that starts as of a vertical ray from the south, then has a finite number of unit-length
straight-line segments that each trace along a tile side (and thus each touch a single point in
H), and ends with a vertical ray to the north.
By a generalisation of the Jordan curve theorem to infinite-length simple polygonal curves,
a glue curve c cuts the R2 plane in two [19] (Theorem B.3). We let LHS(c) ( Z2 denote
the points of Z2 that are on the left-hand side7 of c, and RHS(c) ( Z2 denote the points
of Z2 that are on the right-hand side of c. For a vector ~v in R2 we define c + ~v to be the
curve with the same domain as c (the interval (0, 1)) but with image ∪x∈(0,1)c(x) +~v i.e. the
translation of the image of c by ~v.
For an assembly α and glue curve c let α↑c = g0, g1, . . . denote the sequence of all glues of
tiles of α that are positioned on c, written in c-order. Let B : {g | g is a sequence of bit-encoding glues}×
6 A simple curve is a mapping from the open unit interval (0, 1) to R2 that is injective (non-self-intersecting).
7 Intuitively, the left-hand side of a glue curve (or any an infinite simple curve) is the set of points from
R2 that are on one’s left-hand side as one walks along the curve, excluding the curve itself. See [19] for
a more formal definition appropriate to glue curves.
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{c | c is a glue curve} → {0, 1}∗, where for the glue sequence g = (s0, b0), (s0, b1), . . . we
define B(g) = b0b1 · · · ∈ {0, 1}∗ to be the bit-string encoded by the glues g (here if some
b =  it is interpreted as the empty string). Hence, B(α↑c) is the sequence of bits encoded
along glue curve c by assembly α.
I Definition 33 (Layer-computing an n-bit function). Let n ∈ N. The tile set T is said to
layer-compute the n-bit function f : {0, 1}n → {0, 1}n if there exists a temperature τ ∈ N, a
glue curve c, and a vector ~v ∈ R2 with positive x-component such that, for all i ∈ {1, 2, . . .},
Im(c) ∩ Im(c+ i · v) = ∅, and for all x ∈ {0, 1}n there is an assembly σx positioned on the
left-hand side of c, such that the tile assembly system Tx = (T, σx, τ) is directed and
(a) B(σx↑c) = x and B(αx↑(c+ ~v)) = f(x) where αx is the terminal assembly of Tx; and
(b) Tx has at least one assembly sequence ~αx that assembles all of α|LHS(c+~v) without placing
any tile of α|RHS(c+~v); and
(c) for all positions z ∈ (RHS(c) ∩ LHS(c + ~v)) ( Z2, and for all x the set Pz of tile
placements at position z in ~αx (from (b)) map cleanly to a gate (Definition 30).
I Remark 34. Definition 35 and Lemma 36 below are not needed to prove our main result, but
are included to show that any system satisfying Definition 33 can be “iterated” to compute
layer-by-layer, similar to the sense in which tile-based counters in the literature compute
layer-by-layer.
I Definition 35 (Computing an iterated n-bit function). The tile set T is said to layer-compute
fk, i.e., k iterations of the Boolean function f : {0, 1}n → {0, 1}n, if
(a) T layer-computes f via Definition 33, and
(b) Tx’s terminal assembly αx, for each i ∈ {0, 1, . . . , k − 1}, has B(αx↑(c+ i · ~v)) = f i(x).
I Lemma 36. Let T be a tile set that layer-computes the n-bit function f according to
Definition 33. Then for any k ∈ N, T also computes fk according to Definition 35.
Proof. We give a simple proof by induction on iteration f i for i ∈ {0, 1, . . . , k − 1}. The
intuition is to let y′ = f i(x) ∈ {0, 1}n, then use Definition 33 to compute f1(y′), and then
translate the resulting assembly to a later layer to compute f i+1(y′) = f(f i(y′)).
For the base case, let i = 0. By Definition 33, the seed σx encodes x ∈ {0, 1}n along c as
B(σx↑c) = x and σx places no tiles in RHS(c) ( Z2. Hence T computes f0(x) = x according
to Definition 35.
For the inductive case, let i > 0. Let ~α = α0, α1, . . . , αm be an assembly sequence of Tx
such that, inductively, we assume that on the last assembly αm of ~α the cut c+ i · ~v encodes
the bit sequence f i(x) = B(αx↑(c+~i ·v)) ∈ {0, 1}n, and αm has no tiles in RHS(c+ i ·~v), and
no more tiles can stick in LHS(c+ i · ~v). Next, consider the seed assembly σy′ that encodes
y′ = f i(x), and let ~α = σy′ , α1, α2, . . . be an assembly sequence that satisfies Definition 33(b)
and (c). For each k ∈ {0, 1, . . . , |~α| − 1} let (t, z)k be the tile that sticks (is attached) to
assembly αk to give the next assembly αk+1 in ~α. We make a new assembly sequence ~α′ that
starts with the assembly αm (defined above), then stick the ‘translated tile’ (t, z+ i ·~v)0, and
then sticks (t, z + i · ~v)1, and so on. In other words define ~α′ = αm,0 →T αm,1 →T · · · by
beginning with αm = αm,0 and in turn attaching the tiles (t, z+i ·~v)0, (t, z+i ·~v)1, . . . in order.
the assembly sequence ~α′ eventually contains an assembly that encodes f(y′) = f i+1(x) along
the curve c+ (i+ 1) ·~v as f i+1(x) = B(αx↑(c+ (i+ 1) ·~v)). This completes the induction. J
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5.3 Tile sets computing layer-by-layer are simulated by railway circuits
I Lemma 37 (Railway circuits simulate layer-computing tile sets). Let T be a tile set that
layer-computes, via Definition 33, the Boolean function f : {0, 1}n → {0, 1}n for n ≥ 3.
Then there is a local railway circuit that computes f .
Proof. By Definition 33, let τ be the temperature, c the glue curve, ~v the vector, and for
each input x ∈ {0, 1}n let σx be the seed assembly encoding x and let Tx = (T, σx, τ). We
will construct a n-wire local railway circuit from T .
For each x, let ~αx be the assembly sequence that satisfies Definition 33(b) and (c).
By directedness, the choice of ~αx over other assembly sequences is inconsequential since
all assembly sequences for x compute the same output f(x) for the layer. For any z ∈
(RHS(c) ∩ LHS(c+ ~v)) ( Z and for all x ∈ {0, 1}n, let Pz denote the set of tile placements
that appear at position z in the set of assembly sequences ∪x(~αx). By Definition 33(c),
Pz maps cleanly to a gate, and we let gz denote that gate. Via Definition 30, there are
kz ∈ {0, 1, 2} inputs and kz outputs to gz (i.e. fanin and fanout are equal to kz ≤ 2 for gz).
In the railway circuit for each gate gz we define a section sz; there are n inputs and n
outputs to the section, kz of those n are fed through gate gz and the remaining n− kz are
pass-through. In other words, the n-bit function computed by the section is defined by the
extension fgz to n bits of the function fgz computed by gate gz on kz bits (see Section 2).
The section is local since kz < n.
It remains to wire the sections together (order them) so that they compute f . Choose any
x ∈ {0, 1}n, and let z0, z1, . . . , zm be the sequence of positions in the order defined by the
canonical assembly sequence ~αx as defined earlier in the proof. Let x′ ∈ {0, 1}n where x′ 6= x
and let ~α′x be the canonical assembly sequence for x′. By Definition 30, all assembly sequences
share the same set of tile positions from Z2. We will define a new assembly sequence ~β′x, that
has σ′x as its first assembly, fills positions in the order z0, z1, . . . , zm (we used for ~αx) and
produces the same terminal assembly as ~α′x. For z in z0, z1, . . . , zm, in the order given, let p
be tile placement at position z in α′x (p exists by Definition 30), and we claim we can attach
p to the current assembly β to get a new assembly β′. Since, the assembly α from ~αx that
receives the placement at position z to make α′ (i.e. α→T α′), has neighbouring positions
providing sufficient tile sides (glues) for the placement at z, and since we are iterating through
placement positions in the same order, the same is true of β. Hence p can be placed on β
to give β′. Since ~αx, ~α′x and ~β′x all share the same set of positions, and since ~α′x and ~β′x
share the same tile placement at each shared position, the terminal assembly of ~α′x and ~β′x
are identical. Each position z0, z1, . . . , zm defines a section sz0 , sz1 , . . . , szm , and we wire the
sections in the order given. Since each section is a local railway circuit from n bits to n bits,
their composition/concatenation is too. By Definition of T , B(α′x↑(c+ ~v)) = f(x) ∈ {0, 1}n,
and by construction the output of section szm is the same value f(x). J
I Theorem 38. Let n ∈ {5, 6, . . .}. There is no tile set T that layer-computes, via Defini-
tion 33, an odd bijective n-bit function, or a quasi-bijective n-bit function, or a 2n counter
on n-bits.
Proof. By Lemma 37 there is a railway circuit C that layer-computes the same function, f ,
as T . By Theorem 28, C does not compute an odd bijection nor quasi-bijection, and hence
(or by Theorem 1) C does not compute a 2n counter. J
5.4 Examples: application of our main self-assembly result
We illustrate our definitions by applying them to previously studied self-assembly systems.
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Figure 5 Impossibility of a 2n counter in IBCs. The lattice is rotated by 45◦, relative to the
standard Z2 lattice. Theorem 2, shows that although there are 64 possible bit-strings that appear
across the all cuts for all 6-bit systems, no 64-counter is possible in any one system. (a) First few
layers of a 6-bit 63-counter for the 6-bit IBC tile model that appeared in [29]. The glue curve c, and
its translations by multiples of vector ~v are shown in dashed green. (b) Layer for the same system
showing tile positions z0, z1, . . . , z8 ∈ Z2. Glues that encode 0/1 bits are shaded black, -glues
(that do not encode a bit) are shaded grey, for use in Definition 33. (c) Local railway circuit that
simulates the IBC via Lemma 37, the existence of that that simulation implies the impossibility of a
2n-counter. The negative result generalises to all even n and any number of tile layers (depth) ≥ 1.
5.4.1 Example: IBC tile sets
I Example 39 (IBC tile sets). For n, ` ∈ N, with n even, the directed8 n-bit `-layer IBC
model is defined in Section SI-A-S1 of [29], and the 6-bit 1-layer IBC tile assembly model is
defined graphically in Figure 1b of the same paper. Here it is illustrated in Figure 5. The
IBC model is a restriction of the aTAM, hence we use the terminology from Section 5.1.
A directed 6-bit IBC tile set T is a set of 31 tile types with 4 tiles for each of positions
z2, z3, . . . , z6 (mapping two input bits to two ouput bits), two tiles for each of positions z1
and z7 (mapping one input bit to one output bit), and one seam tile for each of positions
z0 and z8 (mapping no input bits to no output bits – using  glues in Definition 29). The
set of tile types associated to a position is unique to that position, hence in an assembly
tile types that appear on row i will never appear on row j 6= i. We let Pzi denote the set
of tile placements for position zi, where i ∈ {0, 1, 2, . . . , 8}, Figure 5(a) illustrates the 4 tile
placements for position z3.
More generally, for any even n, and ` ≥ 1, the n-bit, `-layer IBC model is defined in [29].
For the `-layer case, there are 2` tiles that map 1 input bit to 1 output bit, (n− 1)` tiles
that map 2 input bits to 2 output bits, and 2` tiles (or merely ` tiles if using a tube topology
as in [29]) that map 0 input bits to 0 output bits.
I Lemma 40. For any even n ∈ {2n′ | n ∈ N}, ` ∈ N+, an n-bit IBC tile set T layer-
computes a Boolean function according to Definition 33.
Proof. IBCs (described in Example 39, illustrated in in Figure 5) satisfy Definition 33: In
that definition let τ = 2, let c run along the seed σx as shown in Figure 5, and let ~v = (0, `
√
2)
(assuming the x-axis is horizontal). Next, note that Definition 33(a) is satisfied by c, ~v, σx
for each x ∈ {0, 1}n, and the fact that the tile set outputs a bit sequence (that we define to
8 It is possible to have randomised and non-randomised/deterministic/directed IBCs [29], here we look
only at the deterministic case, meaning that given a seed and tile set, an IBC produces exactly one
terminal assembly.
16 Limitations on counting in Boolean circuits and self-assembly
Figure 6 Impossibility and possibility of a 2n zig-zig counter in the aTAM. (a) An aTAM tile set.
Glues that encode 0/1 bits are shaded black, -glues (that do not encode a bit) are shaded grey.
Red denotes a glue type w that can be either be a 0/1 encoding glue (assembles a 2n−1 counter –
non-maximal), or an -glue (assembles a 2n counter – maximal). Each row has a unique set of tile
types, indicated by tile colour. (b) Example growth starting from a seed assembly σx that encodes
the input x = x0x1x2 = 000. (c1) A layer defined by the curve c and its translation c+ ~v, both in
green, and (c2) its simulation by a circuit. The circuit is not a railway circuit since gates z1 and
z2 have fanout unequal to fanin; this can be seen by counting the number of wires that intersect
each section border (3 wires on the green borders, 4 on the blue). The layer in (c1) and the circuit
in (c2) define a maximal 2n-counter for n = 3, and the construction generalises to give a maximal
2n-counter for any n ∈ N). Likewise, (d1) and (d2) define a 2n counter by exploiting unequal fanin
and fanout on some gates: in particular, in (d1) we’ve chosen the w glue to be a 0/1-encoding glue
and the resulting circuit in (d2) is not a railway circuit (the green section borders intersect 3 wires,
the blue intersect 4 wires). Finally, in (e1) we define c and ~v in a way that gives a 2n−1 counter
(since setting x0 = 1 enables counting on 3 bits, and setting x0 = 0 does not help – forces the other
bits to merely be copied). In this case the resulting circuit in (e2) is not a valid railway circuit
(neither maximality nor application of our main result).
be f(x)) along c+ ~v. Definition 33(b) is satisfied by the assembly sequence that places tiles
in “half-layer order” as follows: z1, z3, . . . , zn+1 then z0, z2, . . . , zn+2, for layer 1, and so on
for all ` layers. Definition 33(c): for i ∈ {0, 1, . . . , (n+ 3)`− 1}, the sets of tile placements
Pzi are defined using (a fairly obvious) generalisation of the scheme illustrated in Example 39
and Figure 5(b) for n = 6 and ` = 1. Each such placement maps cleanly to a railway circuit
gate since IBC tile positions each have an associated set of 2k tile types that each map
k ∈ {0, 1, 2} input bits to k output bits, in particular, fanin is equal to fanout for each gate,
and < n hence for n ≥ 3 the railway circuit is local. J
Thus, via Lemma 37, n-bit IBC tile sets are simulated by n-wire local railway circuits
(Figure 5(c) shows an example). Hence by Theorem 38 we immediately get:
I Theorem 2. For all n ≥ 3, there is no n-bit IBC tile set that self-assembles a 2n counter.
5.4.2 Example: zig-zig tile sets
Figure 6 illustrates a simple “zig-zig” counter system, where each column of tiles increments
an n-bit binary input, for n = 3. By repeating the rows of green tiles (either by using the
same title types or hardcoding rows) the system generalises to arbitrary n ∈ N.
Our main self-assembly result does not apply to zig-zig systems. Figure 6(c1), (d1) and
(e1) show a number of choices for 0/1-encoding glues, versus -glues, as well as two choices
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for the curve c, and in the three cases our attempt to construct a railway circuit fails. The
circuit (and tile types) exploit unequal gate fanin and gate fanout, hence some positions do
not map cleanly to a gate hence Definition 33 does not apply. Furthermore, it can be seen
that for any n ∈ N+ a maximal 2n counter is achieved (shown for n = 3 in Figure 6).
5.4.3 Example: zig-zag tile sets
Figure 7 Zig-zag tile assembly system, similar to Evans [15]. (a) Schematic of a zig-zag system
showing the seed σx and arrows indicating tile attachment order. The first column of tiles (“zig”)
implements a binary increment, using tile types similar to those in Figure 6(a), the second column
of tiles (“zag”) copies a columns of input bits to the right. The choices for the curve c (in green) and
vector ~v = (2, 0) for Definition 33 are shown. (b) A layer consists of a single zig (tiles at positions
z0, . . . , z5) followed by a zag (tiles at position z6, . . . , z11,). Intuitively, because some glues output
constant bits (e.g. x0 = y0 = 1 we are free to choose whether those glues should be 0/1-encoding
glues (black), and -glues (grey), in (b) we have all glues be 0/1-encoding which leads to a valid
railway circuit in (c) that simulates the tile layer in (b). Specifically, in (c) all gates having fanin and
fanout that is equal; in other words the functions from one green/blue cut to the next green/blue
cut are all from n bits to n bits. Moreover, no gate spans all 6 wires hence the railway circuit is
local. Hence our main theorem applies that this system does not implement a 2n counter on n = 6
bits (it does however, implement a 2n−1-counter on n = 6 bits). (d) If we instead assume that x0, y0
are -glues, we get a maximal 2n counter (but on only n = 5 bits). In (e) the resulting circuit is not
a railway circuit since some gates z0, z4, z6, z10 have unequal fanin and fanout. Unequal fanin and
fanout means that the function from blue/green cut to blue/green cut are not all on a fixed number
n bits, hence our techniques do not apply.
Figure 7(a) illustrates an aTAM schematic of a “zig-zag” counter system that was
implemented experimentally in [15]. The system has alternating increment (“zig”) and copy
(“zag”) columns. The increment columns use similar tiles to those shown in Figure 6(a).
If we fix n (e.g. for Figure 6, let n = 6), and vary our interpretation of the glues as either
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0/1-encoding or -glues, the counter can be seen to implement a non-maximal 2n−1 counter
on n bits, or a maximal 2n counter on n− 1 bits.
Specifically, within each zig-zag layer, Figure 7(b) interprets glue positions shown in black
(e.g. x0 and y0) as encoding a bit, and in this case the system meets Definition 33, and via
the proof of Lemma 37 we get the railway circuit shown in Figure 7(c). Hence, with that
glue interpretation a 2n counter is impossible (Theorem 38). Further intuition be obtained
due from the tile set design: in Figure 6(a) the bit x0 = y0 and is always 1, and an analysis
of the tile set shows that we get a 2n−1-counter.
If we instead, use the interpretation in Figure 7(d) interprets several of the glue positions
(e.g. x0 and y0) as not encoding a bit, and instead being -glues. In this case our attempt
to apply Definition 33 fails as some tile positions map to Boolean gates with fanin unequal
to fanout; see for example gates z0, z4, z6, z10 in Figure 7(e). Hence our techniques do not
apply. An analysis of the tile set shows that we get a maximal counter (but on one fewer bit
that the sub-maximal counter above). This example shows that a system that sticks to our
formalism, except for the fanin/fanout criteria, may exhibit sufficient expressive capabilities
to achieve a maximal counter.
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A Parity of a bijection
For the sake of completeness we prove Theorems 20 and 25 from Section 3:
I Theorem 20 (Parity of a bijection). Let f ∈ Sm. The parity of the number of swaps used
in any swap-decomposition of f does not depend on the decomposition. If f = τp−1 ◦ · · · ◦ τ0
and f = τ ′p′−1 ◦ · · · ◦ τ ′0 then p ≡ p′ [2]. Hence we say that the function f is even if p is even
and odd otherwise.
I Theorem 25 (Parity of k-cycle). A k-cycle ρ has the parity of the number k − 1. It means
that ρ is odd iff k − 1 is odd and ρ is even iff k − 1 is even.
These are known group theoretical results and the literature offers a lot of different
proofs9 for them [24]. The following lemma is crucial:
I Lemma 41 (Sign of a bijection). Let f ∈ Sm. Define  : Sm → {−1, 1}, the sign of f , to
be:
(f) =
∏
0≤j<i<m(j − i)∏
0≤j<i<m(f(j)− f(i))
We have:
1. (f) = 1 or (f) = −1
2. Let g ∈ Sm, then (f ◦ g) = (f)(g)
3. Let τ be a swap then (τ) = −1
Proof. 1. Because f is a bijection, the sets {{j, i} | 0 ≤ j < i < m} and {{f(j), f(i)} | 0 ≤
j < i < m} are the same. However, the sets of ordered pairs {(j, i) | 0 ≤ j < i < m},
{(f(j), f(i)) | 0 ≤ j < i < m} might differ when f(j) > f(i), i.e when f reverses the order
of (j, i). Hence (f) = 1 if f reverses the order an even number of times and (f) = −1 if
f reverses the order an odd number of times.
2. We have
(f◦g) =
∏
0≤j<i<m(j − i)∏
0≤j<i<m(f ◦ g(j)− f ◦ g(i))
=
∏
0≤j<i<m(j − i)∏
0≤j<i<m(g(j)− g(i))
∏
0≤j<i<m(g(j)− g(i))∏
0≤j<i<m(f ◦ g(j)− f ◦ g(i))
But because g is a bijection, we have∏
0≤j<i<m(g(j)− g(i))∏
0≤j<i<m(f ◦ g(j)− f ◦ g(i))
=
∏
0≤j<i<m(j − i)∏
0≤j<i<m(f(j)− f(i))
So we have:∏
0≤j<i<m(j − i)∏
0≤j<i<m(f ◦ g(j)− f ◦ g(i))
=
∏
0≤j<i<m(j − i)∏
0≤j<i<m(g(j)− g(i))
∏
0≤j<i<m(j − i)∏
0≤j<i<m(f(j)− f(i))
In other words: (f ◦ g) = (f) ◦ (g).
3. Let’s consider a swap τ which swaps i0 and i1 with i0 < i1. We have i0−i1i1−i0 = −1. We
juste need to focus on un-ordered pairs that features i0 or i1 since τ leaves all other
elements unchanged. Now, three cases:
a. Let’s consider i2 such that i2 < i0 < i1. We have i2−i0i2−i1 = 1. We also have
i2−i1
i2−i0 = 1.
9 See this thread:
https://math.stackexchange.com/questions/46403/alternative-proof-that-the-parity-of-permutation-is-well-defined
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b. Let’s consider i2 such that i0 < i2 < i1. We have i0−i2i1−i2 = −1 but we also have
i2−i1
i2−i0 = −1 which compensates.
c. Let’s consider i2 such that i0 < i1 < i2. We have i0−i2i1−i2 = 1. We also have
i1−i2
i0−i2 = 1.
In all those cases, the sign is not affected: either it is compensated either it is positive.
The only part of (f) with a negative sign which is not compensated is i0−i1i1−i0 = −1. Hence
(τ) = −1. We gave the proof for i0 < i1, the argument is symmetric and can be adapted
to the case i1 < i0. J
I Remark 42. Without saying it we proved that  : Sm → {−1, 1} is a group morphism
between groups (Sm, ◦) and ({−1, 1},×). In fact, it is the only non-trivial one (i.e. not the
identity), see [24].
Theorem 20 becomes a piece of cake:
I Theorem 20 (Parity of a bijection). Let f ∈ Sm. The parity of the number of swaps used
in any swap-decomposition of f does not depend on the decomposition. If f = τp−1 ◦ · · · ◦ τ0
and f = τ ′p′−1 ◦ · · · ◦ τ ′0 then p ≡ p′ [2]. Hence we say that the function f is even if p is even
and odd otherwise.
Proof. Let f ∈ Sm and f = τp−1 ◦ · · · ◦ τ0 and f = τ ′p′−1 ◦ · · · ◦ τ ′0. By Lemma 41 we have:
(f) = (τp−1 ◦ · · · ◦ τ0) = (τp−1)× · · · × (τ0) = (−1)p
(f) = (τ ′p′−1 ◦ · · · ◦ τ ′0) = (τ ′p′−1)× · · · × (τ ′0) = (−1)p
′
Hence we must have p ≡ p′ [2]. J
I Remark 43. The bijection f is even if (f) = 1 and odd if (f) = −1.
Now we compute the parity of a k-cycle:
I Definition 24 (k-cycle). For k ≥ 1, a k-cycle ρ ∈ Sm is a bijection such that there exists
distinct x0, x1, . . . , xk−1 ∈ {0, . . . ,m− 1} such that ρ(x0) = x1, ρ(x1) = x2, . . . , ρ(xk−1) = x0
and ∀x 6∈ {x0, . . . , xk−1}, ρ(x) = x.
I Theorem 25 (Parity of k-cycle). A k-cycle ρ has the parity of the number k − 1. It means
that ρ is odd iff k − 1 is odd and ρ is even iff k − 1 is even.
Proof. Let ρ be a k-cycle acting on x0, x1, . . . , xk−1. One can decompose ρ is k− 1 transpos-
ition: ρ = τx0,x1 ◦ τx1,x2 ◦ · · · ◦ τxk−2,xk−1 . Where τxi,xj swaps i and j. Hence (ρ) = (−1)k−1
and ρ is even iff k − 1 is even. J
